github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-02-08 14:41:48 +00:00
Code Issues Packages Projects Releases Wiki Activity
1,332 Commits 2 Branches 161 Tags 143 MiB
aae0615ffd
Commit Graph

126 Commits

Author SHA1 Message Date
Wilson Snyder
a8bbf7231b Copyright year update. 2013-01-01 09:42:59 -05:00
Wilson Snyder
2238fa46ed Show fileline in bison debug. 2012-12-02 18:03:34 -05:00
Wilson Snyder
6339159b04 MAJOR: Support packed structures and unions, bug181. 2012-07-29 10:16:20 -04:00
Wilson Snyder
3ec687a0cf Internals: Merge from struct branch, rework LinkDot symbol table. No functional change intended. 2012-06-20 06:13:28 -04:00
Wilson Snyder
365034d7dd Internals: Merge from struct branch, rename SymTable calls. No functional change intended. 2012-06-20 06:09:07 -04:00
Wilson Snyder
0c1e184cb7 Fix newlines in radix values, bug507. 2012-05-07 08:58:29 -04:00
Wilson Snyder
9734931f67 IMPORTANT: Rewrite tristate handling, tri0, tri1, etc. 2012-04-21 21:45:28 -04:00
Wilson Snyder
ab9a2b1728 Internal: Prevent possible buffer overrun 2012-04-05 21:46:03 -04:00
Wilson Snyder
f13ffe2098 Internals: Merge from VHDL branch. Minor stuff, no functional change. 2012-02-11 20:40:58 -05:00
Wilson Snyder
c2c7c7bd9a Copyright year update 2012-01-15 10:26:28 -05:00
Wilson Snyder
bedf946fb2 Support V-AMS wreal 2011-11-27 10:31:06 -05:00
Wilson Snyder
b9e67157c6 With "--language VAMS" support a touch of Verilog AMS. 2011-11-25 00:49:38 -05:00
Wilson Snyder
b30b2a183b Support . 2011-11-20 02:01:48 -05:00
Wilson Snyder
e378cc5791 Add sc_bv attribute to force bit vectors, bug402. 2011-10-26 08:57:27 -04:00
Wilson Snyder
f19979d928 Fix "always @ (* )", bug403, bug404. 2011-10-25 18:08:24 -04:00
Wilson Snyder
eb6d42acf9 Support $ceil, $floor, etc. 2011-09-28 21:35:26 -04:00
Wilson Snyder
3fae8ade05 Fix PowerPC runtime error, bug288 2011-08-22 21:02:09 -04:00
Wilson Snyder
55906486d8 Support 'real' numbers and related functions. 2011-07-24 15:01:51 -04:00
Wilson Snyder
59c3c536c7 Internals: Real1: properly lex doubles 2011-07-23 08:25:41 -04:00
Wilson Snyder
696660639a Support 'const' variables in limited cases; similar to enums. 2011-07-02 12:45:26 -04:00
Wilson Snyder
71c1f00ec2 Copyright year update 2011-01-01 18:21:19 -05:00
Wilson Snyder
e94fc1305b Support unique0; track internally with new attributes 2010-12-26 08:09:25 -05:00
Wilson Snyder
8800efe953 Internals: Rename incLineno to match Verilog-Perl, no functional change. 2010-07-08 20:31:41 -04:00
Wilson Snyder
3841850168 Preproc: fix pass-through of `line enter-exit codes. 
Internals: Merge Verilog-Perl preproc changes through d450722.
 2010-07-06 20:29:12 -04:00
Wilson Snyder
f8eabbc100 From Verilog-Perl: Fix parsing single files > 2GB. 2010-04-06 20:20:44 -04:00
Wilson Snyder
936738b750 Add /*verilator public_flat_rw*/ for timing-specific public access. 2010-04-05 20:01:17 -04:00
Wilson Snyder
f1b6c0c559 Support "`default_nettype none|wire". 2010-02-23 09:27:16 -05:00
Wilson Snyder
e39eddf3fe Fix parametrized defines with empty arguments. 2010-02-21 07:20:39 -05:00
Wilson Snyder
cdd06e7236 Support "break", "continue", "return". 2010-02-14 10:01:21 -05:00
Wilson Snyder
d17bcd8afe Allow 'global' reserved identifier in 1800-2009 when possible 2010-01-22 19:08:20 -05:00
Wilson Snyder
58efab5cdf Add SystemVerilog 1800-2009 keywords 2010-01-21 21:58:45 -05:00
Wilson Snyder
c695af31b8 Add experimental config files to filter warnings outside of the source. 2010-01-21 06:11:30 -05:00
Wilson Snyder
72b596efb3 DPI $display like sformat metacomment and $sformatf 2010-01-17 19:13:44 -05:00
Wilson Snyder
a2629c4929 Internals: Avoid some extra CRELINES 2010-01-09 15:44:06 -05:00
Wilson Snyder
a94f5ba200 --bbox-unsup now ignores cmos and tran gate primitives 2010-01-07 22:08:48 -05:00
Wilson Snyder
729dfdfed7 Copyright year update 2010-01-05 21:15:06 -05:00
Wilson Snyder
f3347be629 Support edge, 1800-2009 2009-12-28 19:49:40 -05:00
Wilson Snyder
dbce06500d Support enums 2009-12-27 08:29:55 -05:00
Wilson Snyder
5a9309de78 DPI import: Allow system calls to call imports 2009-12-04 07:05:44 -05:00
Wilson Snyder
a40fae04ce Support direct programming interface (DPI) "import". 2009-12-03 06:55:29 -05:00
Wilson Snyder
d2a27a84cf Support chandle 2009-11-24 09:11:25 -05:00
Wilson Snyder
c7d8eb126f Support and . 2009-11-23 21:24:55 -05:00
Wilson Snyder
d7a2362a76 Parse UDP Tables, and report single unsupported error 2009-11-20 19:53:40 -05:00
Wilson Snyder
e479c8a553 Support 'primitive', but not yet 'table'. 2009-11-20 08:41:28 -05:00
Wilson Snyder
62f707f501 Support $test$plusargs and $value$plusargs, but see the docs. 2009-11-19 17:04:21 -05:00
Wilson Snyder
19d62b7a68 Support 'time'. 2009-11-19 10:45:59 -05:00
Wilson Snyder
3b39c3391d Support "import". 2009-11-09 19:07:59 -05:00
Wilson Snyder
68567e763c Support "package" and $unit. 
Add VARHIDDEN warning when signal name hides module name.
 2009-11-07 21:05:02 -05:00
Wilson Snyder
377f194837 Support typedef 2009-11-06 23:16:06 -05:00
Wilson Snyder
b1ce6bd5cc Support "var" 2009-11-05 19:57:31 -05:00