3 Home

Mario Romero edited this page 2023-03-31 23:01:06 +00:00

Table of Contents

• RVSCC Wiki

RVSCC Wiki

Project documentation and reference.

For getting the project running check the project's README.md.

Table of Contents

• General Architecture
  • Datapaths
    • Single-Cycle
    • 5-Stage Multi-Cycle
    • 5-Stage Pipelined
  • Datapath units
    • Instruction Memory
    • ALU
    • Extend
    • Register File
  • Interfaces
    • Instruction Memory Interface
    • Data Memory Interface
    • AXI4
• Verification

Welcome to the Wiki.