mirror of
https://github.com/verilator/verilator.git
synced 2025-01-06 06:37:45 +00:00
10 lines
281 B
Systemverilog
10 lines
281 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
// any use, without warranty, 2013 by Wilson Snyder.
|
||
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
||
|
interface t_interface_find_ifc;
|
||
|
logic [3:0] value;
|
||
|
endinterface
|