Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity
17cc452f79
verilator/test_regress/t/t_flag_nofile_bad.out
Wilson Snyder 7fe49de420 Tests: Tests to fix misc internal coverage holes.
2020-06-04 20:23:55 -04:00

2 lines
110 B
Plaintext
Raw Blame History

%Error: verilator: No Input Verilog file specified on command line, see verilator --help for more information
View Git Blame Copy Permalink