verilator/test_regress/t/t_var_port_bad.out

5 lines
136 B
Plaintext
Raw Normal View History

%Error: t/t_var_port_bad.v:15: Input/output/inout does not appear in port list: 'b'
input a, b;
^
%Error: Exiting due to