1
0
mirror of https://github.com/verilator/verilator.git synced 2025-01-23 14:54:15 +00:00
verilator/test_regress/t/t_var_overwidth_bad.out

3 lines
115 B
Plaintext

%Error: unknown:0: Testbench C set input 'clk' to value that overflows what the signal's width can fit
Aborting...