mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
16 lines
278 B
Verilog
16 lines
278 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2008 by Wilson Snyder.
|
|
|
|
module t (a,z);
|
|
input a;
|
|
output z;
|
|
|
|
assign b = 1'b1;
|
|
|
|
or OR0 (nt0, a, b);
|
|
|
|
assign z = nt0;
|
|
endmodule
|