mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 08:07:46 +00:00
ea8445d187
git-svn-id: file://localhost/svn/verilator/trunk/verilator@911 77ca24e4-aefa-0310-84f0-b9a241c72d87
20 lines
634 B
Perl
Executable File
20 lines
634 B
Perl
Executable File
#!/usr/bin/perl
|
|
if (!$::Driver) { use FindBin; exec("./driver.pl", @ARGV, $0); die; }
|
|
# $Id$
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
#
|
|
# Copyright 2003-2007 by Wilson Snyder. This program is free software; you can
|
|
# redistribute it and/or modify it under the terms of either the GNU
|
|
# General Public License or the Perl Artistic License.
|
|
|
|
compile (
|
|
v_flags2 => ["--lint-only"],
|
|
fails=>1,
|
|
expect=>
|
|
'%Error: t/t_inst_array_bad.v:19: Port connection __pinNumber2 as part of a module instance array requires 1 or 8 bits, but connection\'s VARREF generates 9 bits.
|
|
%Error: Exiting due to.*',
|
|
);
|
|
|
|
ok(1);
|
|
1;
|