mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
22 lines
449 B
Verilog
22 lines
449 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2010 by Wilson Snyder.
|
|
|
|
interface counter_io;
|
|
logic [3:0] value;
|
|
logic reset;
|
|
modport counter_side (input reset, output value);
|
|
modport core_side (output reset, input value);
|
|
endinterface
|
|
|
|
module t
|
|
(// Inputs
|
|
input clk,
|
|
counter_io.counter_side c_data
|
|
);
|
|
|
|
integer cyc=1;
|
|
|
|
endmodule
|