mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
25 lines
407 B
Systemverilog
25 lines
407 B
Systemverilog
module t
|
|
(/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
|
|
input clk;
|
|
integer f;
|
|
|
|
always @(posedge clk) begin
|
|
if (!$feof(f)) begin
|
|
$display("Doing stuff with file.");
|
|
end
|
|
// Commenting out these two lines fixes the fault
|
|
else begin
|
|
end
|
|
if (!$feof(f)) begin
|
|
end
|
|
else begin
|
|
$display("Not doing stuff with file.");
|
|
end
|
|
end
|
|
|
|
endmodule
|