mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
0658a7654f
* Tests: Add t_hier_block_sc_trace(fst|vcd) that tests tracing hierarchical block on SystemC. * Add a check that elaboration is done before a trace file is opened. * Add a check that elaboration is done before trace() is called to verilated SystemC model. * Tests: call sc_core::sc_start(sc_core::SC_ZERO_TIME) before opening a trace file * Tests: Fix t_trace_two_sc to call sc_start before opening trace * Use vl_fatal as suggested in PR review. |
||
---|---|---|
.. | ||
t | ||
.gdbinit | ||
.gitignore | ||
CMakeLists.txt | ||
driver.pl | ||
input.vc | ||
input.xsim.vc | ||
Makefile | ||
Makefile_obj |