mirror of
https://github.com/verilator/verilator.git
synced 2025-04-05 04:02:37 +00:00
6 lines
387 B
Plaintext
6 lines
387 B
Plaintext
%Error: t/t_inst_array_bad.v:14:28: Input port connection 'onebit' as part of a module instance array requires 1 or 8 bits, but connection's VARREF 'onebitbad' generates 9 bits. (IEEE 1800-2023 23.3.3)
|
|
: ... note: In instance 't'
|
|
14 | sub sub [7:0] (allbits, onebitbad, bitout);
|
|
| ^~~~~~~~~
|
|
%Error: Exiting due to
|