mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 23:27:48 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
9 lines
195 B
Verilog
9 lines
195 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2006 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
endmodule
|