mirror of
https://github.com/verilator/verilator.git
synced 2025-01-04 05:37:48 +00:00
21 lines
388 B
Systemverilog
21 lines
388 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2023 by Antmicro Ltd.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
function static int func();
|
|
int cnt = 0;
|
|
return ++cnt;
|
|
endfunction
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
int a;
|
|
initial begin
|
|
a = func;
|
|
$stop;
|
|
end
|
|
|
|
endmodule
|