mirror of
https://github.com/verilator/verilator.git
synced 2025-01-19 12:54:02 +00:00
16 lines
369 B
Systemverilog
16 lines
369 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2020 Rafal Kapuscik
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
//
|
|
|
|
module t(/*AUTOARG*/);
|
|
bit [3:0] addr;
|
|
initial begin
|
|
this.addr = 2;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|