mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
18 lines
354 B
Verilog
18 lines
354 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
module t;
|
|
initial begin
|
|
`ifndef GOT_DEF1
|
|
$write("%%Error: NO GOT_DEF1\n"); $stop;
|
|
`endif
|
|
`ifndef GOT_DEF2
|
|
$write("%%Error: NO GOT_DEF2\n"); $stop;
|
|
`endif
|
|
`ifdef NON_DEF
|
|
$write("%%Error: NON_DEF\n"); $stop;
|
|
`endif
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|