mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
18 lines
438 B
C++
18 lines
438 B
C++
// -*- C++ -*-
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2006-2007 by Wilson Snyder.
|
|
|
|
class t_extend_class_c {
|
|
public:
|
|
// CONSTRUCTORS
|
|
t_extend_class_c() {}
|
|
~t_extend_class_c() {}
|
|
// METHODS
|
|
// This function will be called from a instance created in Verilog
|
|
inline uint32_t my_math(uint32_t in) {
|
|
return in+1;
|
|
}
|
|
};
|