mirror of
https://github.com/verilator/verilator.git
synced 2025-03-03 18:49:36 +00:00
d5de67c6dc
* V3Common.cpp::makeVlToString: fix `VL_TOSTRING_W` statement generation to include width argument * fix contribution name * add testcase for long struct `VL_TO_STRING_W` bug
24 lines
424 B
Systemverilog
24 lines
424 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2011 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
typedef struct {
|
|
logic [64:0] long_signal;
|
|
} mystruct_t;
|
|
|
|
mystruct_t mystruct;
|
|
|
|
initial begin
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|