mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
3 lines
115 B
Plaintext
3 lines
115 B
Plaintext
%Error: unknown:0: Testbench C set input 'clk' to value that overflows what the signal's width can fit
|
|
Aborting...
|