mirror of
https://github.com/verilator/verilator.git
synced 2025-04-05 12:12:39 +00:00
22 lines
407 B
Systemverilog
22 lines
407 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2024 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
class Cls#(type T = bit);
|
|
endclass
|
|
|
|
module t(/*AUTOARG*/);
|
|
|
|
Cls#(bit) cb;
|
|
|
|
Cls#(Cls#(bit)) ccb;
|
|
|
|
initial begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|