verilator/test_regress/t/t_lint_repeat_bad.out

mirror of https://github.com/verilator/verilator.git synced 2025-01-07 15:17:36 +00:00
%Warning-WIDTH: t/t_lint_repeat_bad.v:17: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'a' generates 2 bits.
                ... Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
%Error: Exiting due to
	`%Warning-WIDTH: t/t_lint_repeat_bad.v:17: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'a' generates 2 bits.`
	`... Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.`
	`%Error: Exiting due to`