verilator/test_regress/t/t_flag_werror_bad2.out

mirror of https://github.com/verilator/verilator.git synced 2025-01-07 15:17:36 +00:00
%Error-WIDTH: t/t_flag_werror.v:9: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '6'h2e' generates 6 bits.
%Error: Exiting due to
	`%Error-WIDTH: t/t_flag_werror.v:9: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '6'h2e' generates 6 bits.`
	`%Error: Exiting due to`