mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 15:47:36 +00:00
3 lines
158 B
Plaintext
3 lines
158 B
Plaintext
|
%Error-WIDTH: t/t_flag_werror.v:9: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '6'h2e' generates 6 bits.
|
||
|
|
%Error: Exiting due to
|