mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
11 lines
255 B
Verilog
11 lines
255 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2008 by Wilson Snyder.
|
|
|
|
`include "t_pp_lib_inc.v"
|
|
module t();
|
|
wire [`WIDTH-1:0] a;
|
|
library_cell n1(a);
|
|
endmodule
|