mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
32 lines
673 B
Verilog
32 lines
673 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2003 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
|
|
input clk;
|
|
|
|
parameter [31:0] p2=2, p3=3;
|
|
integer i2=2, i3=3;
|
|
reg [31:0] r2=2, r3=3;
|
|
wire [31:0] w2=2, w3=3;
|
|
|
|
always @ (posedge clk) begin
|
|
if (p2 !== 2) $stop;
|
|
if (p3 !== 3) $stop;
|
|
if (i2 !== 2) $stop;
|
|
if (i3 !== 3) $stop;
|
|
if (r2 !== 2) $stop;
|
|
if (r3 !== 3) $stop;
|
|
if (w2 !== 2) $stop;
|
|
if (w3 !== 3) $stop;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|