mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
15 lines
349 B
Systemverilog
15 lines
349 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2009 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
primitive udp_x (a_bad, b, c_bad);
|
|
tri a_bad;
|
|
output b;
|
|
output c_bad;
|
|
table
|
|
//a b
|
|
0 : 1;
|
|
1 : 0;
|