mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
12 lines
270 B
Systemverilog
12 lines
270 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2019 by Todd Strader.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module secret_impl;
|
|
initial begin
|
|
#10;
|
|
$stop;
|
|
end
|
|
endmodule
|