mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
13 lines
461 B
Plaintext
13 lines
461 B
Plaintext
// DESCRIPTION: Verilator: Verilog Test data file
|
|
//
|
|
// Copyright 2006 by Wilson Snyder. This program is free software; you can
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
|
// General Public License or the Perl Artistic License.
|
|
|
|
@4
|
|
4004_37654321_27654321_17654321_07654321_abcdef10
|
|
@a
|
|
400a_37654321_27654321_17654321_07654321_abcdef11
|
|
400b_37654321_27654321_17654321_07654321_abcdef12
|
|
400c_37654321_27654321_17654321_07654321_abcdef13
|