mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
24 lines
381 B
Verilog
24 lines
381 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2005 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
|
|
input clk;
|
|
|
|
looped looped ();
|
|
|
|
endmodule
|
|
|
|
module looped (/*AUTOARG*/);
|
|
looped2 looped2 ();
|
|
endmodule
|
|
|
|
module looped2 (/*AUTOARG*/);
|
|
looped looped ();
|
|
endmodule
|