mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 08:37:35 +00:00
52912c6329
- Change .cvsignore to .gitignore - Remove Id metacomments - Cleanup whitespace at end of lines
19 lines
344 B
Verilog
19 lines
344 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2005 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
bool
|
|
);
|
|
|
|
input bool; // BAD
|
|
|
|
reg vector; // OK, as not public
|
|
reg switch /*verilator public*/; // Bad
|
|
|
|
initial $stop;
|
|
|
|
endmodule
|