github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-10 08:37:35 +00:00
Code Issues Packages Projects Releases Wiki Activity
1,675 Commits 2 Branches 161 Tags 124 MiB
c1593f856d
Commit Graph

7 Commits

Author SHA1 Message Date
Varun Koyyalagunta
e0edb596ea Add duplicate clock gate optimization, msg980. 
Experimental and disabled unless -OD or -O3 used (for now),
Please try it as may get some significant speedups.

Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
 2013-02-20 20:14:15 -05:00
Wilson Snyder
a435ae98f9 Throw UNUSED/UNDRIVEN only once per net in a parametrized module. 2011-01-18 21:28:51 -05:00
Wilson Snyder
0af0d3b171 Cleanup CDC reports, remove TOP-> signal prefixes 2011-01-17 14:58:58 -05:00
Wilson Snyder
d46074e0ad CDC: --cdc now implies early exit, to allow eventual set_logic_0/1 on sigs 2010-01-16 20:14:52 -05:00
Wilson Snyder
a2af4e1284 CDC: Repress duplicate paths through same signal 2010-01-15 14:04:15 -05:00
Wilson Snyder
6aec0ce702 --cdc: Report in more typical source to dest order 2010-01-09 09:05:00 -05:00
Wilson Snyder
bf860b21d7 Clock domain crossing checks 2010-01-07 16:41:19 -05:00