github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-10 08:37:35 +00:00
Code Issues Packages Projects Releases Wiki Activity
993 Commits 2 Branches 161 Tags 124 MiB
8ff2bf51c5
Commit Graph

5 Commits

Author SHA1 Message Date
Wilson Snyder
b9e67157c6 With "--language VAMS" support a touch of Verilog AMS. 2011-11-25 00:49:38 -05:00
Wilson Snyder
7ea8b54210 Tests: Support atsim and cleanup verilator-only tests 2010-03-18 12:03:08 -04:00
Wilson Snyder
58efab5cdf Add SystemVerilog 1800-2009 keywords 2010-01-21 21:58:45 -05:00
Wilson Snyder
52912c6329 Convert repository to git from svn. 
- Change .cvsignore to .gitignore
- Remove Id metacomments
- Cleanup whitespace at end of lines
 2008-06-09 21:25:10 -04:00
Wilson Snyder
fabbfbc46e Add `begin_keywords support 
git-svn-id: file://localhost/svn/verilator/trunk/verilator@894 77ca24e4-aefa-0310-84f0-b9a241c72d87
 2007-03-05 21:35:49 +00:00