github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-22 14:24:18 +00:00
Code Issues Packages Projects Releases Wiki Activity

Mark AstMemberSel as clean (#4236)

Browse Source
This commit is contained in:
Ryszard Rozak 2023-05-29 09:35:53 +02:00 committed by GitHub
parent 1069652701
commit dfd3907787
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/V3AstNodeExpr.h
View File

@ -1450,7 +1450,7 @@ public:
void name(const string& name) override { m_name = name; }
string emitVerilog() override { V3ERROR_NA_RETURN(""); }
string emitC() override { V3ERROR_NA_RETURN(""); }
bool cleanOut() const override { return false; }
bool cleanOut() const override { return true; }
bool same(const AstNode* samep) const override { return true; } // dtype comparison does it
int instrCount() const override { return widthInstrs(); }
AstVar* varp() const { return m_varp; }

14
test_regress/t/t_struct_assign.v
View File

@ -9,7 +9,12 @@ module t (/*AUTOARG*/);
int fst, snd;
} pair_t;
class Cls;
pair_t p;
endclass
pair_t a, b;
Cls c = new;
initial begin
a.fst = 1;
@ -21,6 +26,15 @@ module t (/*AUTOARG*/);
$display("(%d, %d) (%d, %d)", a.fst, a.snd, b.fst, b.snd);
$display("%%p=%p", a);
c.p.fst = 5;
if (c.p.fst != 5) $stop;
a = c.p;
if (a.fst != 5) $stop;
c.p = b;
if (c.p.fst != 3) $stop;
if (c.p.snd != 4) $stop;
$write("*-* All Finished *-*\n");
$finish;
end