github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-19 12:54:02 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix for variable typing, bug205.

Browse Source
This commit is contained in:
Wilson Snyder 2010-01-19 19:27:36 -05:00
parent 5d57263a15
commit d2bce042a5
2 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Changes
View File

@ -50,6 +50,8 @@ indicates the contributor was also the author of the fix; Thanks!
**** Fix duplicate implicit variables under generates, bug201. [Byron Bradley]
**** Fix for variable typing, bug205. [by Byron Bradley]
**** Fix tracing with --pins-bv 1, bug195. [Michael S]
**** Fix MinGW compilation, bug184. [by Shankar Giri]

8
src/verilog.y
View File

@ -1945,10 +1945,10 @@ caseCondList<nodep>: // IEEE: part of case_item
// "datatype id = x {, id = x }" | "yaId = x {, id=x}" is legal
for_initialization<nodep>: // ==IEEE: for_initialization + for_variable_declaration + extra terminating ";"
// // IEEE: for_variable_declaration
data_type idAny/*new*/ '=' expr ';'
{ VARDTYPE($1);
$$ = VARDONEA(*$2,NULL,NULL);
$$->addNext(new AstAssign($3,new AstVarRef($3,*$2,true),$4));}
varRESET data_type idAny/*new*/ '=' expr ';'
{ VARDTYPE($2);
$$ = VARDONEA(*$3,NULL,NULL);
$$->addNext(new AstAssign($4,new AstVarRef($4,*$3,true),$5));}
| varRefBase '=' expr ';' { $$ = new AstAssign($2,$1,$3); }
//UNSUP: List of initializations
;