github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-02-01 11:14:03 +00:00
Code Issues Packages Projects Releases Wiki Activity

Commentary: Mention DFG in changes

Browse Source
This commit is contained in:
Geza Lore 2022-10-11 10:06:05 +01:00
parent 8dacbdec3a
commit b2070a9407
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Changes
View File

@ -19,6 +19,8 @@ Verilator 5.001 devel
clocks are now simulated correctly (#3278, #3384). [Geza Lore, Shunyao CAD] clocks are now simulated correctly (#3278, #3384). [Geza Lore, Shunyao CAD]
* Support timing controls (delays, event controls in any location, wait * Support timing controls (delays, event controls in any location, wait
statements) and forks. See docs for details. [Krzysztof Bieganski, Antmicro Ltd] statements) and forks. See docs for details. [Krzysztof Bieganski, Antmicro Ltd]
* Introduce a new combinational logic optimizer (DFG), that can yield
significant performance improvements on some designs. [Geza Lore, Shunyao CAD]
* Add --binary option as alias of --main --exe --build --timing (#3625). * Add --binary option as alias of --main --exe --build --timing (#3625).