github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-01-01 04:07:34 +00:00
Code Issues Packages Projects Releases Wiki Activity

Tests: Fix t_dist_whitespace

Browse Source
This commit is contained in:
Wilson Snyder 2024-03-02 10:14:54 -05:00
parent da9521a351
commit a378dbd9b2
2 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test_regress/t/t_dist_whitespace.pl
View File

@ -10,6 +10,8 @@ if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); di
scenarios(dist => 1);
my $root = "..";
if (!-r "$root/.git") {
skip("Not in a git repository");
} else {

12
test_regress/t/t_lint_top_bad.v
View File

@ -5,10 +5,10 @@
// SPDX-License-Identifier: CC0-1.0
module sub(input wire clk, cpu_reset);
reg reset_r;
always @(posedge clk) begin
reg reset_r;
always @(posedge clk) begin
reset_r <= cpu_reset; // The problematic one
end
end
endmodule
module TOP(/*AUTOARG*/
@ -19,14 +19,14 @@ module TOP(/*AUTOARG*/
input clk;
input reset_l;
reg sync_0, sync_1, sync_2;
wire _cpu_reset_chain_io_q = sync_0;
reg sync_0, sync_1, sync_2;
wire _cpu_reset_chain_io_q = sync_0;
sub sub (.clk(clk),
.cpu_reset(_cpu_reset_chain_io_q | !reset_l));
always @(posedge clk) begin
sync_0 <= sync_1;
sync_0 <= sync_1;
sync_1 <= sync_2;
sync_2 <= !reset_l;
end