github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-05 12:12:39 +00:00
Code Issues Packages Projects Releases Wiki Activity

Tests: Check for and remove trailing newlines

Browse Source
This commit is contained in:
Wilson Snyder 2019-05-13 19:47:52 -04:00
parent 00214f738f
commit 7777d10e9b
81 changed files with 14 additions and 88 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/V3Global.h
View File

@ -125,5 +125,4 @@ extern V3Global v3Global;
//######################################################################
#endif // guard
#endif // guard

1
src/V3Hashed.cpp
View File

@ -217,4 +217,3 @@ V3Hashed::iterator V3Hashed::findDuplicate(AstNode* nodep, V3HashedUserCheck* ch
}
return end();
}

3
src/V3LanguageWords.h
View File

@ -186,5 +186,4 @@ class V3LanguageWords {
}
};
#endif // Guard
#endif // Guard

1
src/verilog.l
View File

@ -1127,4 +1127,3 @@ int V3ParseImp::lexToBison() {
}
return yylval.token;
}

1
test_regress/input.vc
View File

@ -5,4 +5,3 @@
+incdir+t
+incdir+../include
+incdir+obj_dir/

1
test_regress/t/t_bind2.v
View File

@ -89,4 +89,3 @@ module mycheck (/*AUTOARG*/
$finish;
end
endmodule

1
test_regress/t/t_case_dupitems.v
View File

@ -78,4 +78,3 @@ module Test (/*AUTOARG*/
endcase
end
endmodule

1
test_regress/t/t_case_reducer.v
View File

@ -276,4 +276,3 @@ module clz(
assign out = {4'b0000, clz_byte1};
endmodule // clz

1
test_regress/t/t_cellarray.v
View File

@ -97,4 +97,3 @@ module drv4
assign datao = colSelB & colSelA & colSelC & colSelD;
endmodule

2
test_regress/t/t_clk_inp_init.cpp
View File

@ -63,5 +63,3 @@ int main(int argc, char **argv, char **env) {
return 0;
}

1
test_regress/t/t_concat_opt.v
View File

@ -68,4 +68,3 @@ module t (/*AUTOARG*/
end
endmodule

1
test_regress/t/t_display_bad.pl
View File

@ -17,4 +17,3 @@ compile(
ok(1);
1;

10
test_regress/t/t_dist_whitespace.pl
View File

@ -22,9 +22,14 @@ foreach my $file (sort keys %files) {
# Ignore golden files
} elsif ($contents =~ /[\001\002\003\004\005\006]/) {
# Ignore binrary files
} elsif ($contents =~ /[ \t]\n/) {
} elsif ($contents =~ /[ \t]\n/
|| $contents =~ m/\n\n+$/) { # Regexp repeated below
my $eol_ws_exempt = ($file =~ /(\.txt|\.html)$/
|| $file =~ m!^README$!
|| $file =~ m!/gtkwave/!);
if ($ENV{HARNESS_UPDATE_GOLDEN}) {
$contents =~ s/[ \t]+\n/\n/g;
$contents =~ s/\n\n+$/\n/g unless $eol_ws_exempt;
$warns{$file} = "Updated whitespace at $file";
write_wholefile($filename, $contents);
next;
@ -41,6 +46,9 @@ foreach my $file (sort keys %files) {
$warns{$file} .= " (last character is ASCII " . ord(substr($line, -1, 1)) . ")";
}
}
if ($contents =~ m/\n\n+$/ && !$eol_ws_exempt) { # Regexp repeated above
$warns{$file} = "Trailing newlines at EOF in $file";
}
}
}

1
test_regress/t/t_enum_public.v
View File

@ -30,4 +30,3 @@ module t (/*AUTOARG*/);
end
endmodule

1
test_regress/t/t_flag_debug_noleak.v
View File

@ -9,4 +9,3 @@ module t;
$finish;
end
endmodule

1
test_regress/t/t_flag_f__2.vc
View File

@ -7,4 +7,3 @@
*/
+define+GOT_DEF2=1

1
test_regress/t/t_flag_parameter.vc
View File

@ -12,4 +12,3 @@
-pvalue+int32=123
-Gint41=32'hdead_beef
-pvalue+int42=32'hdead_beef

1
test_regress/t/t_flag_woff.v
View File

@ -17,4 +17,3 @@ module t;
wire C = 15'd1234;
endmodule

1
test_regress/t/t_func_bad.pl
View File

@ -17,4 +17,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_func_bad2.pl
View File

@ -16,4 +16,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_func_default_warn.v
View File

@ -25,4 +25,3 @@ module t (/*AUTOARG*/);
end
endmodule

1
test_regress/t/t_func_defaults.v
View File

@ -30,4 +30,3 @@ module t (/*AUTOARG*/);
end
endmodule

1
test_regress/t/t_gate_implicit.v
View File

@ -77,4 +77,3 @@ endmodule
module Mxor (output out, input a, b);
assign out = (a ^ b);
endmodule

1
test_regress/t/t_gen_div0.v
View File

@ -36,4 +36,3 @@ module Test ();
end
endgenerate
endmodule

7
test_regress/t/t_genvar_misuse_bad.v
View File

@ -8,10 +8,9 @@ module top
(
output logic [1:0] q,
input logic [1:0] d,
input logic clk
input logic clk
);
genvar i;
assign q[i] = d[i];
genvar i;
assign q[i] = d[i];
endmodule

1
test_regress/t/t_interface_missing_bad.v
View File

@ -30,4 +30,3 @@ module t (/*AUTOARG*/);
end
endmodule

1
test_regress/t/t_lint_declfilename.pl
View File

@ -18,4 +18,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_declfilename_bad.pl
View File

@ -25,4 +25,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_defparam.pl
View File

@ -18,4 +18,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_defparam_bad.pl
View File

@ -25,4 +25,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_ifdepth_bad.pl
View File

@ -20,4 +20,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_implicit.pl
View File

@ -15,4 +15,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_implicit_bad.pl
View File

@ -19,4 +19,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_implicit_def_bad.pl
View File

@ -17,4 +17,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_implicit_port.pl
View File

@ -15,4 +15,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_importstar_bad.pl
View File

@ -20,4 +20,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_incabspath.pl
View File

@ -18,4 +18,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_incabspath_bad.pl
View File

@ -25,4 +25,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_latch_bad.pl
View File

@ -20,4 +20,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_subout_bad.pl
View File

@ -18,4 +18,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_syncasyncnet_bad.pl
View File

@ -20,4 +20,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_unused.pl
View File

@ -19,4 +19,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_unused_bad.pl
View File

@ -20,4 +20,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_unused_iface.pl
View File

@ -19,4 +19,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_lint_unused_iface_bad.pl
View File

@ -20,4 +20,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_math_sign_extend.v
View File

@ -129,4 +129,3 @@ module t (/*AUTOARG*/
end
endmodule

1
test_regress/t/t_param_func.v
View File

@ -31,4 +31,3 @@ module test#(
endfunction
endmodule

2
test_regress/t/t_param_sel_range.v
View File

@ -46,5 +46,3 @@ module submod (/*AUTOARG*/
wire out = r_rst[STAGES-1];
endmodule

1
test_regress/t/t_past_bad.pl
View File

@ -16,4 +16,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_past_unsup_bad.pl
View File

@ -18,4 +18,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_pp_circdef_bad.pl
View File

@ -20,4 +20,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_pp_dupdef.pl
View File

@ -15,4 +15,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_pp_dupdef_bad.pl
View File

@ -19,4 +19,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_pp_lib.pl
View File

@ -19,4 +19,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_pp_misdef_bad.pl
View File

@ -19,4 +19,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_pp_underline_bad.pl
View File

@ -19,4 +19,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_preproc_persist_inc.v
View File

@ -7,4 +7,3 @@
`define COMMON_GUARD 1
Inside `__FILE__.
`endif

1
test_regress/t/t_select_bad_msb.pl
View File

@ -19,4 +19,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_select_bad_range.pl
View File

@ -17,4 +17,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_select_bad_range2.pl
View File

@ -17,4 +17,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_select_bad_range3.pl
View File

@ -17,4 +17,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_select_bad_tri.pl
View File

@ -17,4 +17,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_select_index.pl
View File

@ -18,4 +18,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_select_param.pl
View File

@ -18,4 +18,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_select_runtime_range.pl
View File

@ -18,4 +18,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_select_set.pl
View File

@ -18,4 +18,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_struct_anon.v
View File

@ -23,4 +23,3 @@ module t (
initial struct2 = 64'h123456789_abcdef0;
always_comb s2 = struct2;
endmodule

1
test_regress/t/t_struct_init.pl
View File

@ -18,4 +18,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_struct_init_bad.pl
View File

@ -19,4 +19,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_struct_nest.v
View File

@ -42,4 +42,3 @@ module t (
always_comb datao_pre = { xxxxxxx_yyyyy_zzzz.dddddd.b1.fbyte, xxxxxxx_yyyyy_zzzz.dddddd.c1 };
endmodule

1
test_regress/t/t_struct_pat_width.pl
View File

@ -18,4 +18,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_struct_port.pl
View File

@ -18,4 +18,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_sys_plusargs_bad.pl
View File

@ -18,4 +18,3 @@ execute(
ok(1);
1;

1
test_regress/t/t_sys_readmem_bad_digit.mem
View File

@ -6,4 +6,3 @@
// Version 2.0.
a0

1
test_regress/t/t_trace_fst.pl
View File

@ -19,4 +19,3 @@ vcd_identical("$Self->{obj_dir}/simx-fst2vcd.vcd", $Self->{golden_filename});
ok(1);
1;

1
test_regress/t/t_tri_ifbegin.v
View File

@ -49,4 +49,3 @@ module sub (/*AUTOARG*/
endgenerate
endmodule

1
test_regress/t/t_tri_inout2.v
View File

@ -73,4 +73,3 @@ endmodule
module ChildB(input A, output Y);
assign Y = A;
endmodule

1
test_regress/t/t_tri_pull2_bad.pl
View File

@ -16,4 +16,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_tri_pull_bad.pl
View File

@ -16,4 +16,3 @@ compile(
ok(1);
1;

1
test_regress/t/t_tri_various.v
View File

@ -208,4 +208,3 @@ endmodule
// end
// end
//endmodule

1
test_regress/t/t_typedef_array.v
View File

@ -23,4 +23,3 @@ module t;
$finish;
end
endmodule