github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-05 04:02:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

Commentary

Browse Source
This commit is contained in:
Wilson Snyder 2022-05-14 18:16:30 -04:00
parent 560efb2c9e
commit 7602c983c5
1 changed files with 11 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
README.rst
View File

@ -21,7 +21,7 @@ Welcome to Verilator
.. list-table:: .. list-table::
* - **Welcome to Verilator, the fastest Verilog/SystemVerilog simulator.** * - **Welcome to Verilator, the fastest Verilog/SystemVerilog simulator.**
* Accepts synthesizable Verilog or SystemVerilog * Accepts Verilog or SystemVerilog
* Performs lint code-quality checks * Performs lint code-quality checks
* Compiles into multithreaded C++, or SystemC * Compiles into multithreaded C++, or SystemC
* Creates XML to front-end your own tools * Creates XML to front-end your own tools
@ -57,17 +57,18 @@ files, the "Verilated" code.
The user writes a little C++/SystemC wrapper file, which instantiates the The user writes a little C++/SystemC wrapper file, which instantiates the
"Verilated" model of the user's top level module. These C++/SystemC files "Verilated" model of the user's top level module. These C++/SystemC files
are then compiled by a C++ compiler (gcc/clang/MSVC++). The resulting are then compiled by a C++ compiler (gcc/clang/MSVC++). Executing the
executable performs the design simulation. Verilator also supports linking resulting executable performs the design simulation. Verilator also
its generated libraries, optionally encrypted, into other simulators. supports linking Verilated generated libraries, optionally encrypted, into
other simulators.
Verilator may not be the best choice if you are expecting a full featured Verilator may not be the best choice if you are expecting a full featured
replacement for NC-Verilog, VCS or another commercial Verilog simulator, or replacement for Incisive, ModelSim/Questa, VCS or another commercial
if you are looking for a behavioral Verilog simulator e.g. for a quick Verilog simulator, or if you are looking for a behavioral Verilog simulator
class project (we recommend `Icarus Verilog`_ for this.) However, if you e.g. for a quick class project (we recommend `Icarus Verilog`_ for this.)
are looking for a path to migrate SystemVerilog to C++ or SystemC, or your However, if you are looking for a path to migrate SystemVerilog to C++ or
team is comfortable writing just a touch of C++ code, Verilator is the tool SystemC, or your team is comfortable writing just a touch of C++ code,
for you. Verilator is the tool for you.
Performance Performance