github/verilator
1
0
Fork 1
mirror of https://github.com/verilator/verilator.git synced 2025-04-21 12:06:55 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix empty generate region, bug422.

Browse Source
This commit is contained in:
Wilson Snyder 2011-11-28 07:49:36 -05:00
parent 06b796c6bd
commit 20189f5191
2 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/verilog.y
View File

@ -1375,6 +1375,7 @@ non_port_module_item<nodep>: // ==IEEE: non_port_module_item
generate_region<nodep>: // ==IEEE: generate_region generate_region<nodep>: // ==IEEE: generate_region
yGENERATE genTopBlock yENDGENERATE { $$ = new AstGenerate($1, $2); } yGENERATE genTopBlock yENDGENERATE { $$ = new AstGenerate($1, $2); }
| yGENERATE yENDGENERATE { $$ = NULL; }
; ;
module_or_generate_item<nodep>: // ==IEEE: module_or_generate_item module_or_generate_item<nodep>: // ==IEEE: module_or_generate_item

3
test_regress/t/t_gen_for.v
View File

@ -93,6 +93,9 @@ module paramed (/*AUTOARG*/
for (i=0; i<3; i=i+1) begin end for (i=0; i<3; i=i+1) begin end
endgenerate endgenerate
generate
endgenerate
generate generate
if (MODE==0) begin if (MODE==0) begin
// Flip bitorder, direct assign method // Flip bitorder, direct assign method