mirror of
https://github.com/verilator/verilator.git
synced 2025-01-15 11:04:14 +00:00
13 lines
285 B
Systemverilog
13 lines
285 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
class Cls;
|
||
|
|
randc int i;
|
||
|
|
endclass
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/);
|
||
|
|
endmodule
|