verilator/test_regress/t/t_dynarray_bad.v

19 lines
350 B
Systemverilog
Raw Normal View History

2020-03-07 15:24:27 +00:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2020 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
2020-03-07 15:24:27 +00:00
module t (/*AUTOARG*/);
integer a[];
string s;
initial begin
s = "str";
a = new [s]; // Bad
end
endmodule