verilator/test_regress/t/t_dynarray_bad.v

18 lines
296 B
Systemverilog
Raw Normal View History

2020-03-07 15:24:27 +00:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2020 by Wilson Snyder.
module t (/*AUTOARG*/);
integer a[];
string s;
initial begin
s = "str";
a = new [s]; // Bad
end
endmodule