mirror of
https://github.com/verilator/verilator.git
synced 2025-01-22 06:14:02 +00:00
15 lines
306 B
Systemverilog
15 lines
306 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2022 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/);
|
||
|
|
|
||
|
|
sub sub (.*, .*);
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module sub (input foo);
|
||
|
|
endmodule
|