mirror of
https://github.com/verilator/verilator.git
synced 2025-01-26 16:24:23 +00:00
19 lines
296 B
Systemverilog
19 lines
296 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2010 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
//See bug289
|
||
|
|
|
||
|
|
`elsif A
|
||
|
|
`endif
|
||
|
|
|
||
|
|
`else
|
||
|
|
`endif
|
||
|
|
|
||
|
|
`error `include
|
||
|
|
|
||
|
|
module t;
|
||
|
|
endmodule
|