mirror of
https://github.com/verilator/verilator.git
synced 2025-01-11 00:57:44 +00:00
18 lines
327 B
Systemverilog
18 lines
327 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/);
|
||
|
|
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
|
||
|
|
endmodule
|