verilator/test_regress/t/t_trace_two_cc.cpp

96 lines
2.3 KiB
C++
Raw Normal View History

2020-02-29 14:44:51 +00:00
// DESCRIPTION: Verilator: Verilog Test
//
// Copyright 2003-2020 by Wilson Snyder. This program is free software; you can
// redistribute it and/or modify it under the terms of either the GNU
// Lesser General Public License Version 3 or the Perl Artistic License
// Version 2.0.
// SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2020-02-29 14:44:51 +00:00
// clang-format off
2020-02-29 14:44:51 +00:00
#include "verilatedos.h"
#include VM_PREFIX_INCLUDE
#include "Vt_trace_two_b.h"
#include "verilated.h"
2020-03-02 02:39:23 +00:00
#ifdef TEST_HDR_TRACE
# ifdef TEST_FST
# include "verilated_fst_c.h"
# else
# include "verilated_vcd_c.h"
# endif
#endif
// clang-format on
2020-02-29 14:44:51 +00:00
// Compile in place
#include "Vt_trace_two_b__ALL.cpp"
2020-02-29 14:44:51 +00:00
VM_PREFIX* ap;
Vt_trace_two_b* bp;
int main(int argc, char** argv) {
const std::unique_ptr<VerilatedContext> contextp{new VerilatedContext};
uint64_t sim_time = 1100;
contextp->debug(0);
contextp->commandArgs(argc, argv);
contextp->traceEverOn(true);
2020-02-29 14:44:51 +00:00
srand48(5);
ap = new VM_PREFIX{contextp.get(), "topa"};
bp = new Vt_trace_two_b{contextp.get(), "topb"};
2020-02-29 14:44:51 +00:00
// clang-format off
2020-03-02 02:39:23 +00:00
#ifdef TEST_HDR_TRACE
contextp->traceEverOn(true);
2020-03-02 02:39:23 +00:00
# ifdef TEST_FST
VerilatedFstC* tfp = new VerilatedFstC;
ap->trace(tfp, 99);
bp->trace(tfp, 99);
tfp->open(VL_STRINGIFY(TEST_OBJ_DIR) "/simx.fst");
# else
2020-02-29 14:44:51 +00:00
VerilatedVcdC* tfp = new VerilatedVcdC;
ap->trace(tfp, 99);
bp->trace(tfp, 99);
tfp->open(VL_STRINGIFY(TEST_OBJ_DIR) "/simx.vcd");
2020-03-02 02:39:23 +00:00
# endif
2020-03-07 23:39:58 +00:00
#endif
// clang-format on
2020-03-07 23:39:58 +00:00
#ifdef TEST_HDR_TRACE
ap->eval_step();
bp->eval_step();
ap->eval_end_step();
bp->eval_end_step();
if (tfp) tfp->dump(contextp->time());
2020-02-29 14:44:51 +00:00
#endif
2020-03-07 23:39:58 +00:00
2020-02-29 14:44:51 +00:00
{
ap->clk = false;
contextp->timeInc(10);
2020-02-29 14:44:51 +00:00
}
while (contextp->time() < sim_time && !contextp->gotFinish()) {
2020-02-29 14:44:51 +00:00
ap->clk = !ap->clk;
bp->clk = ap->clk;
2020-03-02 02:39:23 +00:00
ap->eval_step();
bp->eval_step();
ap->eval_end_step();
bp->eval_end_step();
#ifdef TEST_HDR_TRACE
if (tfp) tfp->dump(contextp->time());
2020-03-02 02:39:23 +00:00
#endif
contextp->timeInc(5);
2020-02-29 14:44:51 +00:00
}
if (!contextp->gotFinish()) {
2020-02-29 14:44:51 +00:00
vl_fatal(__FILE__, __LINE__, "main", "%Error: Timeout; never got a $finish");
}
ap->final();
bp->final();
2020-03-07 23:39:58 +00:00
2020-03-02 02:39:23 +00:00
#ifdef TEST_HDR_TRACE
2020-02-29 14:44:51 +00:00
if (tfp) tfp->close();
VL_DO_DANGLING(delete tfp, tfp);
2020-03-02 02:39:23 +00:00
#endif
2020-02-29 14:44:51 +00:00
VL_DO_DANGLING(delete ap, ap);
VL_DO_DANGLING(delete bp, bp);
return 0;
2020-02-29 14:44:51 +00:00
}