mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 15:47:36 +00:00
20 lines
345 B
Systemverilog
20 lines
345 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2022 by Geza Lore.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t(/*AUTOARG*/
|
||
|
|
// Outputs
|
||
|
|
x,
|
||
|
|
// Inputs
|
||
|
|
i
|
||
|
|
);
|
||
|
|
|
||
|
|
input i;
|
||
|
|
output x;
|
||
|
|
|
||
|
|
assign x = (i ? 0 : 1) && 1;
|
||
|
|
|
||
|
|
endmodule
|