verilator/test_regress/t/t_preproc_kwd_bad.v

12 lines
271 B
Systemverilog
Raw Normal View History

2022-10-22 16:17:56 +00:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2003 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
`end_keywords
`end_keywords // BAD
module t;
endmodule