mirror of
https://github.com/verilator/verilator.git
synced 2025-01-06 06:37:45 +00:00
22 lines
439 B
Systemverilog
22 lines
439 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2024 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t;
|
||
|
|
|
||
|
|
event e_my_event;
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
#(1us);
|
||
|
|
wait(e_my_event.triggered); // Ok
|
||
|
|
#(1us);
|
||
|
|
wait(e_my_event); // Bad
|
||
|
|
|
||
|
|
$write("*-* All Finished *-*\n");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|