2024-09-08 17:00:03 +00:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
#
|
|
|
|
# Copyright 2024 by Wilson Snyder. This program is free software; you
|
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
# Version 2.0.
|
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
|
|
|
import vltest_bootstrap
|
|
|
|
|
|
|
|
test.scenarios('simulator')
|
2024-09-21 14:04:58 +00:00
|
|
|
test.top_filename = "t/t_opt_const.v"
|
2024-09-08 17:00:03 +00:00
|
|
|
|
2024-09-21 14:04:58 +00:00
|
|
|
# Run the same design as t_opt_const.py without bitopt tree optimization to make sure that the result is same.
|
2024-09-08 17:00:03 +00:00
|
|
|
test.compile(verilator_flags2=[
|
|
|
|
"-Wno-UNOPTTHREADS", "--stats", "-fno-const-bit-op-tree", test.t_dir +
|
2024-09-21 14:04:58 +00:00
|
|
|
"/t_opt_const.cpp", "-CFLAGS", "-Wno-tautological-compare"
|
2024-09-08 17:00:03 +00:00
|
|
|
])
|
|
|
|
|
|
|
|
test.execute()
|
|
|
|
|
|
|
|
test.passes()
|